

Application No. 10727973 (Docket: CNTR.2071)
37 CFR 1.111 Amendment dated 07/16/2007
Reply to Office Action of 04/10/2007

RECEIVED
CENTRAL FAX CENTER
JUL 16 2007

AMENDMENTS TO THE SPECIFICATION

Please delete the section entitled "SUMMARY OF THE INVENTION" in its entirety and substitute the following section therefor:

SUMMARY OF THE INVENTION

[0021] The present invention, among other applications, is directed to solving these and other problems and disadvantages of the prior art. The present invention provides a superior technique for performing cryptographic operations within a microprocessor. In one embodiment, an apparatus in a microprocessor is provided for accomplishing cryptographic operations. The apparatus includes a cryptographic instruction and execution logic. The cryptographic instruction is received by a computing device as part of an instruction flow executing on the computing device, wherein the cryptographic instruction prescribes one of the cryptographic operations to be executed on a plurality of input text blocks. The execution logic is operatively coupled to the cryptographic instruction and executes the one of the cryptographic operations. The execution logic includes a cryptography unit that executes a plurality of cryptographic rounds on each of the plurality of input text blocks to generate a corresponding each of a plurality of output text blocks, where the plurality of cryptographic rounds are prescribed by a control word that is provided to the cryptography unit, and where the plurality of input text blocks are retrieved from memory, and where the plurality of output text blocks are stored to the memory. The one of the cryptographic operations includes indicating whether the one of the cryptographic operations has been interrupted by an interrupting event.

[0022] One aspect of the present invention contemplates a apparatus for performing cryptographic operations. The apparatus includes a cryptography unit within a device, block pointer logic, and a bit within a register. The cryptography unit executes one of the cryptographic operations responsive to receipt of a cryptographic instruction within an instruction flow that prescribes the one of the cryptographic operations, and where the cryptography unit is configured execute a plurality of cryptographic rounds on each of a plurality of input data blocks to generate a corresponding each of a plurality of output data blocks, and where the plurality of input data blocks are retrieved from memory, and

Application No. 10727973 (Docket: CNTR.2071)
37 CFR 1.111 Amendment dated 07/16/2007
Reply to Office Action of 04/10/2007

where the plurality of output data blocks are stored to the memory. The block pointer logic is operatively coupled to the cryptography unit. The block pointer logic is configured to direct the device to modify pointers to the plurality of input and output data blocks in memory to point to next input and output data blocks at the completion of the one of the cryptographic operations on a current input data block. The bit within the register is operatively coupled to the cryptography unit. The bit indicates that execution of the one of the cryptographic operations has been interrupted by an interrupting event.

[0023] Another aspect of the present invention comprehends a method for performing cryptographic operations in a device. The method includes retrieving a plurality of input data blocks from memory; executing one of the cryptographic operations on the plurality of input data blocks to generate a corresponding plurality of output data blocks, where the executing is performed responsive to receiving a cryptographic instruction, and where the cryptographic instruction prescribes the one of the cryptographic operations; storing the corresponding plurality of output text blocks to the memory; and indicating whether an interrupting event has occurred during said executing.

